


DATABASE

Here, courtesy of Zilog Inc, we reproduce a further part of the Z80 programmers' reference card

Rotate and Shift Group

		SOURCE AND DESTINATION												
		A	B	C	D	E	H	L	(HL)	(1X+d)	(1Y+d)			
TYPE OF ROTATE OR SHIFT	'RLC'	CB 07	CB 00	CB 01	CB 02	CB 03	CB 04	CB 05	CB 06	DD CB d 06	FD CB d 06	'RLCA'	07	
	'RRC'	CB 0F	CB 08	CB 09	CB 0A	CB 0B	CB 0C	CB 0D	CB 0E	DD CB d 0E	FD CB d 0E	'RRCA'	0F	
	'RL'	CB 17	CB 10	CB 11	CB 12	CB 13	CB 14	CB 15	CB 16	DD CB d 16	FD CB d 16	'RLA'	17	
	'RR'	CB 1F	CB 18	CB 19	CB 1A	CB 1B	CB 1C	CB 1D	CB 1E	DD CB d 1E	FD CB d 1E	'RRA'	1F	
	'SRA'	CB 2F	CB 28	CB 29	CB 2A	CB 2B	CB 2C	CB 2D	CB 2E	DD CB d 2E	FD CB d 2E			
	'SRL'	CB 3F	CB 38	CB 39	CB 3A	CB 3B	CB 3C	CB 3D	CB 3E	DD CB d 3E	FD CB d 3E			
	'RLD'									ED 8F				
	'RRD'									ED 87				

'RLCA'	07
'RRCA'	0F
'RLA'	17
'RRA'	1F



Mnemonic	Symbolic Operation	S	Z	Flags	H	OV	N	C	Opcode	Hex	No. of Bytes	No. of Cycles	No. of M States	No. of T States	Comments	
RLCA	$CY \leftarrow b_7 \text{---} b_0$	*	*	*	*	*	*	*	07 000 111	07	1	1	4	4	Rotate left circular accumulator	
RLA	$CY \leftarrow b_7 \text{---} b_0$	*	*	*	*	*	*	0	00 010 111	17	1	1	4	4	Rotate left accumulator	
RRC	$b_7 \text{---} b_0 \rightarrow CY$	*	*	*	*	*	*	0	00 101 111	0F	1	1	4	4	Rotate right circular accumulator	
RRA	$b_7 \text{---} b_0 \rightarrow CY$	*	*	*	*	*	*	0	00 111 111	1F	1	1	4	4	Rotate right accumulator	
RLC				*	*	*	*	*	11 000 011	CB	2	2	8	8	Rotate left circular register	
RLC (HL)				*	*	*	*	*	01 000 011	CB	2	4	16	1	Reg	
RLC (IX+d)				*	*	*	*	*	01 000 110						000 B 001 C 010 D 011 E 100 H 101 L 111 A	
RLC (1X+d)	$CY \leftarrow b_7 \text{---} b_0$ $(HL) \leftarrow (HL) + (d) \text{---} (d)$			*	*	*	*	*	11 011 100	DD	4	6	23			
RLC (1Y+d)	$CY \leftarrow b_7 \text{---} b_0$ $(HL) \leftarrow (HL) + (d) \text{---} (d)$			*	*	*	*	*	11 001 011	CB						
RLC (1Y+d)	$CY \leftarrow b_7 \text{---} b_0$ $(HL) \leftarrow (HL) + (d) \text{---} (d)$			*	*	*	*	*	01 000 110							
RL m	$CY \leftarrow b_7 \text{---} b_0$ $m \leftarrow (HL) \leftarrow (HL) + (d) \text{---} (d)$			*	*	*	*	*	01 010 110							Instruction length and states are 35 shown for RLC's. To form new opcode replace 000 or RLC's with shown code.
RRC m	$b_7 \text{---} b_0 \rightarrow CY$ $m \leftarrow (HL) \leftarrow (HL) + (d) \text{---} (d)$			*	*	*	*	0	001							
RR m	$b_7 \text{---} b_0 \rightarrow CY$ $m \leftarrow (HL) \leftarrow (HL) + (d) \text{---} (d)$			*	*	*	*	0	011							
SRA m	$CY \leftarrow b_7 \text{---} b_0$ $m \leftarrow (HL) \leftarrow (HL) + (d) \text{---} (d)$			*	*	*	*	0	100							
SRL m	$b_7 \text{---} b_0 \rightarrow CY$ $m \leftarrow (HL) \leftarrow (HL) + (d) \text{---} (d)$			*	*	*	*	0	101							
SRL m	$b_7 \text{---} b_0 \rightarrow CY$ $m \leftarrow (HL) \leftarrow (HL) + (d) \text{---} (d)$			*	*	*	*	0	111							
RLD	$b_7 \text{---} b_4 \leftarrow b_3 \text{---} b_0$ $b_3 \text{---} b_0 \leftarrow b_7 \text{---} b_4$			*	*	*	*	*	11 101 101	ED	2	3	18	18	Rotate digit left and right between the accumulator and location (HL). The content of the upper half of the accumulator is unaffected.	
RRD	$b_7 \text{---} b_4 \leftarrow b_3 \text{---} b_0$ $b_3 \text{---} b_0 \leftarrow b_7 \text{---} b_4$			*	*	*	*	*	01 100 111	87	2	3	18	18	Rotate digit right between the accumulator and location (HL). The content of the upper half of the accumulator is unaffected.	

NOTES: d represents the displacement in the relative addressing mode.
 0 is a signed two's complement number in the range -128...127.
 * if the register provides an effective address of PC + n as PC is incremented by 2 prior to the addition of n.
 Flag notation: * = flag not affected; 0 = flag clear; 1 = flag set; X = flag is unknown; ? = flag is affected according to the result of the operation.