Here, courtesy of Motorola Inc, the manufacturers of the 6809, we reproduce the first instalment of the 6809 programmer's reference card.

		Addressing Modes																				
In control of the			nedi	_	Direct			bexebnl		_	Extended			Inherent					3	2	1	0
Instruction ABX	Forms	Op			Op			Op			Op	-	1	Op			Description	_	N			C
ADC	ADCA	89	- 0	-	00		-	**			-	-		3A	3	1	B + X - X (Unsigned)		•	•	•	
AUC	ADCB	C9	2 2	2 2	99 D9	4	2 2	A9 E9	4+	2+	B9 F9	5	3		ш		A+M+C-A B+M+C-B	H	1	1	1	H
ADD	ADDA	88	2	2	9B	4	2	AB	4+	2+	BB	5	3				A+M-A	1	n	1	i	ñ
00000	ADDB	CB	2	2	DB	4	2	EB	4+	2+	FB	5	3		П		B+M-B	i	i	1	il	1
17.02.0	ADDD	C3	4	3	D3	6	2	E3	6+	2+	F3	7	3		Ш		D+M:M+1-D	•	1	t	1	
AND	ANDA	84	2	2	94	4	2	Α4	4+	2+	B4	5	3				A A M-A			1	0	
Married III	ANDE	C4 1C	2	2 2	D4	4	2	E4	4+	2+	F4	5	3				B A M – B CC A IMM – CC	ı	1	1	0	7
ASL	ASLA	10	3	- 2										48	2	1	A. ←	8	1	1	1	ñ
mur.	ASLB													58	2	1	B ← 0	8	i	1	i	ĭ
	ASL				08	6	2	68	6+	2+	78	7	3			HALL	M C b7 b0	8	1	1	1	
ASR	ASRB													47	2	1	A) CITTO	8	1		•	
E COL	ASR				07		2	67	6+	2.	77	7	3	57	2	1	B	8	1		:	H
BIT	BITA	85	2	2	95	6	2	67 A5	4+	2+	77 B5	7	3				Bit Test A (M A A)	•	ä	i	0	ö
011	BITB	C5	2	2	D5	4	2	E5	4+	2+	F5	5	3				Bit Test B (M A B)		H		0	٠
CLR	CLRA									No.				4F	2	1	0-A	•	0	1	0	0
	CLRB												9.19	5F	2	1	0-B	П	0		0	0
	CLR				OF	6	2	6F	6+	2+	7F	7	3				0-M	8	0	1	0	0
CMP	CMPA CMPB	81 C1	2 2	2 2	91 D1	4	2 2	A1 E1	4+	2+	B1 F1	5	3				Compare M from A Compare M from B	8	1	H	М	H
P. Commission	CMPD	10	5	4	10	7	3	10	7+	3+	10	8	4		M		Compare M:M + 1 from D	•	i	1	1	
The state of	Citil D	83	"	-	93	005	-	A3			В3											
(C. 190 and 1	CMPS	11	5	4	11	7	3	11	7+	3+	11	8	4				Compare M:M + 1 from S	•	1	1	1	1
	CMPU	8C	5	4	9C	7	3	AC 11	7+	3+	BC 11	8	4		B		Compare M M + 1 from U		1	1	1	1
	CIVIFO	83	3	-	93	location and the	-	A3			B3				401				A)			
12000011	CMPX	8C	4	3	9C	6	2	AC	6+	2+	BC	7	3				Compare M:M + 1 from X	:	1	-	1	H
	CMPY	10	5	4	10	7	3	10	7+	3+	10 BC	8	4			3.0	Compare M: M + 1 from Y		1			
-	00111	8C	-		90			AC	-		BC			43	2	1	Ā-A		1	1	0	0
СОМ	COMA									105			HIE	53	2	1	B−B		1	1	0	
The state of	COM			In-	03	6	2	63	6+	2+	73	7	3		u ji		M-M		1	1	0	
CWAI		3C	≥20	2				6						14			CC A IMM CC Wait for Interrupt				-	7
DAA	REAL PROPERTY.											N G		19	. 2	1	Decimal Adjust A	•	1	1	0	
DEC	DECA						A						410	4A 5A	2 2	1	A-1-A B-1-B		1	1		Ħ.
	DECB				OA	6	2	6A	6+	2+	74	7	3	DA	-	18	M-1-M		li.	1	i	6
F00	EORA	88	2	2	98	4	2	A8	4+	2+	88	5	3				A¥M-A	•	1	1	0	
EOR	EORB	C8	2	2	D8	4	2	_E8	4+	THE PERSON NAMED IN	F8	5	3				B → M − B		1	1	0	
EXG	R1, R2	1E	8	2	000												R1 - R2 ²				•	
INC	INCA													4C	2	1	A+1-A	:	1	1	1	
The second	INCB				00		2	6C	6+	2+	7C	7	3	5C	2	1	B+1-B M+1-M		li	li	i	Ħ
	INC	-	-	-	OC OE	6	2	6E	3+	-	7E	4	3			-	EA ³ -PC				•	d
JMP		-	+	-	9D	7	2	AD	-	200	BD	8	3				Jump to Subroutine	•	•	٠	•	
JSR	LDA	86	2	2	96	4	2	A6	_		B6	5	3				M→A	•	1	1	0	
LD	LDB	C6	2	2	D6	4	2	E6	4+	2+	F6	5	3				M-B	:	!	!	0	8
ARKE PER	LDD	CC	3	3	DC	5	2	EC			FC	6	3	1180			M:M+1-D M:M+1-S		1	1	0	
W	LDS	10	4	4	10	6	3	10 EE	6+	3+	10 FE	7	4				W.M.T.III-S		1			
	100	CE	3	3	DE	5	2	EE	5+	2+	FE	6	3				M:M+1-U		1	1	0	
18 A 15	LDU	8E	3	3	9E	5	2	AE		2+	BE	6	3				M M + 1 - X	:	1	1	0	
Mary Alb	LDY	10	4	4	10	6	3	10		3+	10	7	4	1			M M + 1 - Y	ľ	1,	1.	1	
		8E	-	-	9E	+	-	32 32	4+	2+	BE	-				1	EA3-S	•			•	
LEA	LEAS							33	4+	11/00/30							EA3_U					R
TEN SE	LEAU	5						30	4+	2+			-				EA ³ -X EA ³ -Y	1:	:	1:	:	B
	LEAY							31	4+	2+							EAY-Y	ľ		1		
The second second		1		-	diameter 1		1	-	and the same	STATE OF THE PERSON			(H									

Legend

- OP Operation Code (Hexadecimal)
 - Number of MPU Cycles
- Number of Program Bytes
- Anthmetic Plus
- Arithmetic Minus
- Multiply
- M Complement of M
- Transfer Into
- Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero (Reset)
- Overflow, 2's complement Carry from ALU
- Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
 - Concatenation
- V Logical or
- Λ Logical and
- Logical Exclusive or

Notes

- This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, in Appendix F.
- Appendix F.
 R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers. The 8 bit registers are: A, B, CC, DP The 16 bit registers are: X, Y, U, S, D, PC
- 3 EA is the effective address.
- 4 The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5 5(6) means 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- 6 SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- 7 Conditions Codes set as a direct result of the instruction.
- 8 Value of half-carry flag is undefined.
- 9 Special Case Carry set if b7 is SET