

DATABASE

Here, courtesy of Motorola Inc, the manufacturers of the 6809, we reproduce the first instalment of the 6809 programmer's reference card.

Instruction	Forms	Addressing Modes										Description	5	3	2	1	0				
		Immediate		Direct		Indexed		Extended		Inherent											
		Op	#	Op	#	Op	#	Op	#	Op	#										
ABX												3A	3	1		B + X - X (Unsigned)	*	*	*	*	*
ADC	ADCA ADCB	89 C9	2 2	2 2	99 D9	4 4	2 2	A9 E9	4+ 4+	2+ 2+	B9 F9	5 5	3 3		A + M + C - A B + M + C - B	1	1	1	1	1	
ADD	ADDA ADDB ADDD	8B CB C3	2 2 4	2 2 3	9B DB D3	4 4 6	2 2 2	AB EB E3	4+ 4+ 6+	2+ 2+ 2+	BB FB F3	5 5 7	3 3 3		A + M - A B + M - B D + M - M + 1 - D	1	1	1	1	1	
AND	ANDA ANDB ANDCC	84 C4 1C	2 2 3	2 2 2	94 D4	4 4	2 2	A4 E4	4+ 4+	2+ 2+	B4 F4	5 5	3 3		A \wedge M - A B \wedge M - B CC \wedge IMM - CC	*	1	1	0	*	
ASL	ASLA ASLB ASL				08	6	2	68	6+	2+	78	7	3			8	1	1	1	1	
ASR	ASRB ASR ASR				07	6	2	67	6+	2+	77	7	3			8	1	1	*	1	
BIT	BITA BITB	85 C5	2 2	2 2	95 D5	4 4	2 2	A5 E5	4+ 4+	2+ 2+	B5 F5	5 5	3 3		Bit Test A (M \wedge A) Bit Test B (M \wedge B)	*	1	1	0	*	
CLR	CLRA CLRB CLR				0F	6	2	6F	6+	2+	7F	7	3		0 - A 0 - B 0 - M	*	0	1	0	0	
CMP	CMPA CMPB CMPD CMPS CMPU CMPX CMPY	81 C1 10 83 11 8C 83 8C 10 8C	2 2 5 5 5 4 4 5 4 4	2 2 4 4 4 3 3 3 3	91 D1 10 93 11 9C 93 9C 10 9C	4 4 7 7 7 7 7 7 7	2 2 3 3 3 3 3 3 3	A1 E1 10 A3 11 AC A3 AC 10 AC	4+ 4+ 7+ 7+	2+ 2+ 3+ 3+ 3+ 3+ 3+ 3+ 3+	B1 F1 10 B3 11 BC B3 BC 10 BC	5 5 8 8 8 7 8 7 8	3 3 4 4 4 3 4		Compare M from A Compare M from B Compare M: M + 1 from D Compare M: M + 1 from S Compare M: M + 1 from U Compare M: M + 1 from X Compare M: M + 1 from Y	8	1	1	1	1	
COM	COMA COMB COM				03	6	2	63	6+	2+	73	7	3		A - A B - B M - M	*	1	1	0	1	
CWAI		3C	2	2											CC \wedge IMM - CC Wait for Interrupt	*	*	*	*	*	
DAA															Decimal Adjust A	*	1	1	0	1	
DEC	DECA DECB DEC				0A	6	2	6A	6+	2+	7A	7	3		A - 1 - A B - 1 - B M - 1 - M	*	1	1	1	*	
EOR	EORA EORB	88 C8	2 2	2 2	98 D8	4 4	2 2	A8 E8	4+ 4+	2+ 2+	B8 F8	5 5	3 3		A ∇ M - A B ∇ M - B	*	1	1	0	*	
EXG	R1, R2	1E	8	2											R1 - R2 ²	*	*	*	*	*	
INC	INCA INCB INC				0C	6	2	6C	6+	2+	7C	7	3		A + 1 - A B + 1 - B M + 1 - M	*	1	1	1	*	
JMP					0E	3	2	6E	3+	2+	7E	4	3		EA ³ - PC	*	*	*	*	*	
JSR					9D	7	2	AD	7+	2+	BD	8	3		Jump to Subroutine	*	*	*	*	*	
LD	LDA LDB LDD LDS LDU LDX LDY	86 C6 CC 10 CE CE 8E 10 8E	2 2 3 4 3 3 4 4	2 2 3 4 3 3 4	96 D6 DC 10 DE DE 9E 10 9E	4 4 5 6 5 5 5 6 5	2 2 2 3 2 2 2 3 2	A6 E6 EC 10 EE EE AE 10 AE	4+ 4+ 5+ 6+ 5+ 5+ 5+ 6+ 6+	2+ 2+ 2+ 3+ 2+ 2+ 2+ 3+ 2+	B6 F6 FC 10 FE FE BE 10 BE	5 5 6 7 6 6 6 7 6	3 3 3 4 3 3 3 4		M - A M - B M: M + 1 - D M: M + 1 - S M: M + 1 - U M: M + 1 - X M: M + 1 - Y	*	1	1	0	*	
LEA	LEAS LEAU LEAX LEAY							32 33 30 31	4+ 4+ 4+ 4+	2+ 2+ 2+ 2+					EA ³ - S EA ³ - U EA ³ - X EA ³ - Y	*	*	*	*	*	

- Legend:
- OP Operation Code (Hexadecimal)
 - ~ Number of MPU Cycles
 - # Number of Program Bytes
 - + Arithmetic Plus
 - Arithmetic Minus
 - Multiply
 - M Complement of M
 - Transfer Into
 - H Half-carry (from bit 3)
 - N Negative (sign bit)
 - Z Zero (Reset)
 - V Overflow, 2's complement
 - C Carry from ALU
 - 1 Test and set if true, cleared otherwise
 - Not Affected
 - CC Condition Code Register
 - Concatenation
 - V Logical or
 - ^ Logical and
 - ⊕ Logical Exclusive or

- Notes:
1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, in Appendix F.
 2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.
The 8 bit registers are: A, B, CC, DP
The 16 bit registers are: X, Y, I, S, D, PC
 3. EA is the effective address.
 4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
 5. 5(f) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
 6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
 7. Conditions Codes set as a direct result of the instruction.
 8. Value of half-carry flag is undefined.
 9. Special Case - Carry set if b7 is SET.