

DATABASE

Here, courtesy of Motorola Inc., is the second and concluding part of the 6809 programmer's reference card.

Instruction	Forms	Addressing Modes												Description	5	3	2	1	0				
		Immediate		Direct		Indexed ¹		Extended		Inherent		H	N							Z	V	C	
		Op	#	Op	#	Op	#	Op	#	Op	#												
LSL	LSLA													48	2	1		•	•	•	•	•	
	LSLB													58	2	1			•	•	•	•	•
	LSL																		•	•	•	•	•
LSR	LSRA													44	2	1		•	•	•	•	•	
	LSRB													54	2	1			•	•	•	•	•
	LSR																		•	•	•	•	•
MUL														3D	11	1	A × B → D (Unsigned)	•	•	•	•	•	
NEG	NEGA													40	2	1	A + 1 - A	8	•	•	•	•	
	NEGB													50	2	1	B + 1 - B	8	•	•	•	•	
	NEG																M + 1 - M	8	•	•	•	•	
NOP														12	2	1	No Operation	•	•	•	•	•	
OR	ORA	8A	2	2	9A	4	2	AA	4+	2+	BA	5	3				A V M - A	•	•	•	•	•	
	ORB	CA	2	2	DA	4	2	EA	+	+	FA	5	3				B V M - B	•	•	•	•	•	
	ORCC	1A	3	2													CC V IMM - CC	•	•	•	•	•	
PSH	PSHS	34	5+4	2													Push Registers on S Stack	•	•	•	•	•	
	PSHU	36	5+4	2													Push Registers on U Stack	•	•	•	•	•	
PUL	PULS	35	5+4	2													Pull Registers from S Stack	•	•	•	•	•	
	PULU	37	5+4	2													Pull Registers from U Stack	•	•	•	•	•	
ROL	ROLA													49	2	1		•	•	•	•	•	
	ROLB													59	2	1			•	•	•	•	•
	ROL																		•	•	•	•	•
ROR	RORA													46	2	1		•	•	•	•	•	
	RORB													56	2	1			•	•	•	•	•
	ROR																		•	•	•	•	•
RTI														3B	6/15	1	Return From Interrupt	•	•	•	•	•	
RTS														39	5	1	Return from Subroutine	•	•	•	•	•	
SBC	SBCA	82	2	2	92	4	2	A2	4+	2+	B2	5	3				A - M - C - A	8	•	•	•	•	
	SBCB	C2	2	2	D2	4	2	E2	4+	2+	F2	5	3				B - M - C - B	8	•	•	•	•	
SEX														1D	2	1	Sign Extend B into A	•	•	•	•	•	
ST	STA				97	4	2	A7	4+	2+	B7	5	3				A - M	•	•	•	•	•	
	STB				D7	4	2	E7	4+	2+	F7	5	3				B - M	•	•	•	•	•	
	STD				DD	5	2	ED	5+	2+	FD	6	3				D - M.M + 1	•	•	•	•	•	
	STS				10	6	3	10	6+	3+	10	7	4				S - M.M + 1	•	•	•	•	•	
					DF			EF			FF												
	STU				DF	5	2	EF	5+	2+	FF	6	3				U - M.M + 1	•	•	•	•	•	
	STX				9F	5	2	AF	5+	2+	BF	6	3				X - M.M + 1	•	•	•	•	•	
	STY				10	6	3	10	6+	3+	10	7	4				Y - M.M + 1	•	•	•	•	•	
SUB	SUBA	80	2	2	90	4	2	A0	4+	2+	B0	5	3				A - M - A	8	•	•	•	•	
	SUBB	C0	2	2	D0	4	2	E0	4+	2+	F0	5	3				B - M - B	8	•	•	•	•	
	SUBD	83	4	3	93	6	2	A3	6+	2+	B3	7	3				D - M.M + 1 - D	•	•	•	•	•	
SWI	SWI ⁶													3F	19	1	Software Interrupt 1	•	•	•	•	•	
	SWI ²⁶													10	20	2	Software Interrupt 2	•	•	•	•	•	
														3F									
	SWI ³⁶													11	20	1	Software Interrupt 3	•	•	•	•	•	
														3F									
SYNC														13	≥4	1	Synchronize to Interrupt	•	•	•	•	•	
TFR	R1, R2	1F	6	2													R1 - R2 ²	•	•	•	•	•	
TST	TSTA													4D	2	1	Test A	•	•	•	•	•	
	TSTB													5D	2	1	Test B	•	•	•	•	•	
	TST				0D	6	2	6D	6+	2+	7D	7	3	Test M	•	•	•	•	•				

Legend:

- OP Operation Code (Hexadecimal)
- Number of MPU Cycles
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Multiply
- \bar{M} Complement of M
- Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero (Reset)
- V Overflow, 2's complement
- C Carry from ALU
- ! Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
- :
- V Logical or
- Λ Logical and
- ⊕ Logical Exclusive or

Notes:

1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, in Appendix F.
2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.
The 8 bit registers are: A, B, CC, DP.
The 16 bit registers are: X, Y, U, S, D, PC
3. EA is the effective address.
4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
7. Conditions Codes set as a direct result of the instruction.
8. Value of half-carry flag is undefined.
9. Special Case - Carry set if b7 is SET.