

DATABASE

Here, courtesy of Zilog Inc., we produce the second part of the programmers' Z80 reference card.

16-Bit Load Group

Mnemonic	Symbolic Operation	S	Z	Flags H	P/V	N	C	Opcode 76 543 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
LD dd, nn	dd ← nn	•	•	X	•	•	•	00 dd0 001 — n — — n —	DD	3	3	10	dd Pair 00 BC 01 DE 10 HL 11 SP
LD IX, nn	IX ← nn	•	•	X	•	•	•	11 011 101 00 100 001 — n — — n —	DD	4	4	14	
LD IY, nn	IY ← nn	•	•	X	•	•	•	11 111 101 00 100 001 — n — — n —	FD	4	4	14	
LD HL, (nn)	H ← (nn+1) L ← (nn)	•	•	X	•	•	•	00 101 010 — n — — n —	2A	3	5	16	
LD dd, (nn)	dd _H ← (nn+1) dd _L ← (nn)	•	•	X	•	•	•	11 101 101 01 dd1 011 — n — — n —	ED	4	6	20	
LD IX, (nn)	IX _H ← (nn+1) IX _L ← (nn)	•	•	X	•	•	•	11 011 101 00 101 010 — n — — n —	DD	4	6	20	
LD IY, (nn)	IY _H ← (nn+1) IY _L ← (nn)	•	•	X	•	•	•	11 111 101 00 101 010 — n — — n —	FD	4	6	20	
LD (nn), HL	(nn+1) ← H (nn) ← L	•	•	X	•	•	•	00 100 010 — n — — n —	22	3	5	16	
LD (nn), dd	(nn+1) ← dd _H (nn) ← dd _L	•	•	X	•	•	•	11 101 101 01 dd0 011 — n — — n —	ED	4	6	20	
LD (nn), IX	(nn+1) ← IX _H (nn) ← IX _L	•	•	X	•	•	•	11 011 101 00 100 010 — n — — n —	DD	4	6	20	
LD (nn), IY	(nn+1) ← IY _H (nn) ← IY _L	•	•	X	•	•	•	11 111 101 00 100 010 — n — — n —	FD	4	6	20	
LD SP, HL	SP ← HL	•	•	X	•	•	•	11 111 001	F9	1	1	6	
LD SP, IX	SP ← IX	•	•	X	•	•	•	11 011 101 11 111 001	DD F9	2	2	10	
LD SP, IY	SP ← IY	•	•	X	•	•	•	11 111 101 11 111 001	FD F9	2	2	10	
PUSH qq	(SP-2) ← qq _L (SP-1) ← qq _H SP ← SP-2	•	•	X	•	•	•	11 qq0 101		1	3	11	qq Pair 00 BC 01 DE 10 HL 11 AF
PUSH IX	(SP-2) ← IX _L (SP-1) ← IX _H SP ← SP-2	•	•	X	•	•	•	11 011 101 11 100 101	DD E5	2	4	15	
PUSH IY	(SP-2) ← IY _L (SP-1) ← IY _H SP ← SP-2	•	•	X	•	•	•	11 111 101 11 100 101	FD E5	2	4	15	
POP qq	qq _H ← (SP+1) qq _L ← (SP) SP ← SP+2	•	•	X	•	•	•	11 qq0 001		1	3	10	
POP IX	IX _H ← (SP+1) IX _L ← (SP) SP ← SP+2	•	•	X	•	•	•	11 011 101 11 100 001	DD E1	2	4	14	
POP IY	IY _H ← (SP+1) IY _L ← (SP) SP ← SP+2	•	•	X	•	•	•	11 111 101 11 100 001	FD E1	2	4	14	

NOTES: dd is any of the register pairs BC, DE, HL, SP.
qq is any of the register pairs AF, BC, DE, HL.
(PAIR)_H, (PAIR)_L refer to high order and low order eight bits of the register pair respectively.
e.g. BC_L = C, AF_H = A

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, † = flag is affected according to the result of the operation.

DESTINATION	REGISTER	SOURCE														
		REGISTER								IMM. EXT.	EXT. ADDR.	REG. INDIR.				
		AF	BC	DE	HL	SP	IX	IY	nn	(nn)	(SP)					
	AF															F1
	BC											01 n n			ED 4B n	C1
	DE											11 n n			ED 5B n	D1
	HL											21 n n			2A n n	E1
	SP					F9				DD F9	FD F9	31 n n			ED 7B n	
	IX											0D 21 n			DD 2A n	DD E1
	IY											FD 21 n			FD 2A n	FD E1
	EXTERNAL ADDRESS	(nn)		ED 43 n	ED 53 n	22 n	ED 73 n	DD 22 n	FD 22 n							
PUSH INSTRUCTIONS	REGISTER IND.	(SP)	F9	C5	D6	E5		DD E5	FD E5							

NOTE: The Push & Pop Instructions adjust the SP after every execution.