

# DATABASE

Here, courtesy of Zilog Inc., we produce another part of the Z80 programmers' reference card.

## 8-Bit Arithmetic and Logical Group

|                 | SOURCE              |    |    |    |    |    |    |              |               |               |         |
|-----------------|---------------------|----|----|----|----|----|----|--------------|---------------|---------------|---------|
|                 | REGISTER ADDRESSING |    |    |    |    |    |    | REG<br>INDIR | INDEXED       |               | IMMED   |
|                 | A                   | B  | C  | D  | E  | H  | L  | (HL)         | (IX+d)        | (IY+d)        | n       |
| ADD             | 87                  | 80 | 81 | 82 | 83 | 84 | 85 | 86           | DD<br>86<br>d | FD<br>86<br>d | C6<br>n |
| ADD w CARRY ADC | 8F                  | 88 | 89 | 8A | 8B | 8C | 8D | 8E           | DD<br>8E<br>d | FD<br>8E<br>d | CE<br>n |
| SUBTRACT SUB    | 97                  | 90 | 91 | 92 | 93 | 94 | 95 | 96           | DD<br>96<br>d | FD<br>96<br>d | D6<br>n |
| SUB w CARRY SBC | 9F                  | 98 | 99 | 9A | 9B | 9C | 9D | 9E           | DD<br>9E<br>d | FD<br>9E<br>d | DE<br>n |
| AND             | A7                  | A0 | A1 | A2 | A3 | A4 | A5 | A6           | DD<br>A6<br>d | FD<br>A6<br>d | E6<br>n |
| XOR             | AF                  | A8 | A9 | AA | AB | AC | AD | AE           | DD<br>AE<br>d | FD<br>AE<br>d | EE<br>n |
| OR              | B7                  | B0 | B1 | B2 | B3 | B4 | B5 | B6           | DD<br>B6<br>d | FD<br>B6<br>d | F6<br>n |
| COMPARE CP      | BF                  | B8 | B9 | BA | BB | BC | BD | BE           | DD<br>BE<br>d | FD<br>BE<br>d | FE<br>n |
| INCREMENT INC   | 3C                  | 04 | 0C | 14 | 1C | 24 | 2C | 34           | DD<br>34<br>d | FD<br>34<br>d |         |
| DECREMENT DEC   | 3D                  | 05 | 0D | 15 | 1D | 25 | 2D | 35           | DD<br>35<br>d | FD<br>35<br>d |         |

| Mnemonic      | Symbolic Operation     | S | Z | Flags<br>H | P/V | N | C | Opcode<br>76 543 210 | Hex | No. of<br>Bytes | No. of M<br>Cycles | No. of T<br>States  | Comments |
|---------------|------------------------|---|---|------------|-----|---|---|----------------------|-----|-----------------|--------------------|---|----------|
| ADD A, r      | A ← A + r              | 1 | 1 | X          | 1   | X | V | 0                    | 1   | 1               | 4                  | r Reg   |          |
| ADD A, n      | A ← A + n              | 1 | 1 | X          | 1   | X | V | 0                    | 11  | 2               | 7                  | 000 B<br>001 C<br>010 D<br>011 E<br>100 H<br>101 L<br>111 A   |          |
| ADD A, (HL)   | A ← A + (HL)           | 1 | 1 | X          | 1   | X | V | 0                    | 10  | 1               | 7                  |   |          |
| ADD A, (IX+d) | A ← A + (IX+d)         | 1 | 1 | X          | 1   | X | V | 0                    | 11  | 3               | 19                 |   |          |
| ADD A, (IY+d) | A ← A + (IY+d)         | 1 | 1 | X          | 1   | X | V | 0                    | 11  | 3               | 19                 |   |          |
| ADC A, s      | A ← A + s + CY         | 1 | 1 | X          | 1   | X | V | 0                    | 1   | 1               | 4                  | s is any of r, n,<br>(HL), (IX+d),<br>(IY+d) as shown<br>for ADD instruction.<br>The indicated bits<br>replace the 000 in<br>the ADD set above. |          |
| SUB s         | A ← A - s              | 1 | 1 | X          | 1   | X | V | 1                    | 1   | 1               | 4                  |   |          |
| SBC A, s      | A ← A - s - CY         | 1 | 1 | X          | 1   | X | V | 1                    | 1   | 1               | 4                  |   |          |
| AND s         | A ← A & s              | 1 | 1 | X          | 1   | X | P | 0                    | 0   | 0               | 0                  |   |          |
| OR s          | A ← A   s              | 1 | 1 | X          | 0   | X | P | 0                    | 0   | 0               | 0                  |   |          |
| XOR s         | A ← A ⊕ s              | 1 | 1 | X          | 0   | X | P | 0                    | 0   | 0               | 0                  |   |          |
| CP s          | A ← s                  | 1 | 1 | X          | 1   | X | V | 1                    | 1   | 1               | 4                  |   |          |
| INC r         | r ← r + 1              | 1 | 1 | X          | 1   | X | V | 0                    | 00  | 1               | 4                  |   |          |
| INC (HL)      | (HL) ← (HL) + 1        | 1 | 1 | X          | 1   | X | V | 0                    | 00  | 1               | 11                 |   |          |
| INC (IX+d)    | (IX+d) ←<br>(IX+d) + 1 | 1 | 1 | X          | 1   | X | V | 0                    | 11  | 3               | 23                 |   |          |
| INC (IY+d)    | (IY+d) ←<br>(IY+d) + 1 | 1 | 1 | X          | 1   | X | V | 0                    | 11  | 3               | 23                 |   |          |
| DEC m         | m ← m - 1              | 1 | 1 | X          | 1   | X | V | 1                    | 00  | 1               | 4                  | m is any of r, (HL),<br>(IX+d), (IY+d)<br>as shown for INC.<br>DEC same format<br>and states as INC.<br>Replace 100 with<br>101 in opcode.      |          |

NOTES: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even, P = 0 means parity of the result is odd.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, 1 = flag is affected according to the result of the operation.